ÝŒÉƒŠƒXƒg
mÅIXV“ú@2008/11/12n
‚l‚o‚t
32bit RISC 16bit MPU 8bit MPU PIC
@
‚l‚d‚l‚n‚q‚x
SRAM DRAM SDR SDRAM DDR SDRAM
UV-EPROM EEPROM FLASH ROM FIFO
@
‚e‚o‚f‚`^‚o‚k‚c
FPGA CPLD GAL ConfigDevice
@
‚k‚n‚f‚h‚b
4000/4500ƒVƒŠ[ƒY 74HCƒVƒŠ[ƒY 74ACƒVƒŠ[ƒY 74LSƒVƒŠ[ƒY
74LV/LVCƒVƒŠ[ƒY 74LCXƒVƒŠ[ƒY 1-GATEƒVƒŠ[ƒY
@
ê—p‚h‚b
LANƒRƒ“ƒgƒ[ƒ‰ ƒrƒfƒIM†ˆ— ƒI[ƒfƒBƒI ƒCƒ“ƒ^[ƒtƒF[ƒX
ƒŠƒZƒbƒg/“dˆ³ŠÄŽ‹ PLL IC ƒŠƒ‚ƒRƒ“ I/OŠg’£
ƒNƒƒbƒNƒoƒbƒtƒ@ @ @ @
@
ƒŠƒjƒA‚h‚b
ƒIƒyƒAƒ“ƒv ƒRƒ“ƒpƒŒ[ƒ^ A/DƒRƒ“ƒo[ƒ^ D/AƒRƒ“ƒo[ƒ^@
@
“dŒ¹‚h‚b
’è“dˆ³ƒŒƒMƒ…ƒŒ[ƒ^ Šî€“dˆ³”­¶IC DC/DCƒRƒ“ƒo[ƒ^ @
@
ƒpƒ[ƒfƒoƒCƒX
ƒgƒ‰ƒ“ƒWƒXƒ^ƒAƒŒƒC MOSFETƒhƒ‰ƒCƒo ƒgƒ‰ƒCƒAƒbƒN ƒTƒCƒŠƒXƒ^
@
ƒgƒ‰ƒ“ƒWƒXƒ^E‚e‚d‚s
‚Q‚r‚` ‚Q‚r‚a ‚Q‚r‚b ‚Q‚r‚c
’ïR“à‘ ƒ^ƒCƒv ‚Q‚m ‚Q‚r‚j ‚Q‚r‚i
ƒq[ƒgƒVƒ“ƒN ‚»‚Ì‘¼ @ @
@
ƒ_ƒCƒI[ƒh
ƒXƒCƒbƒ`ƒ“ƒO ƒVƒ‡ƒbƒgƒL[ ’è“dˆ³ ’è“d—¬
®—¬EƒuƒŠƒbƒW ƒgƒŠƒKiDIACj @ @
@
‚k‚d‚c
•\–ÊŽÀ‘•ƒ^ƒCƒv ƒÓ‚R ƒÓ‚T ŠpŒ^^‹|Œ^ƒ^ƒCƒv
–Ê”­Œõƒ^ƒCƒv ‚VƒZƒOƒƒ“ƒg ƒhƒbƒgƒ}ƒgƒŠƒNƒX ƒ‚ƒWƒ…[ƒ‹ƒ^ƒCƒv
@
ƒIƒvƒgƒfƒoƒCƒX
ƒtƒHƒgƒJƒvƒ‰ ÔŠOüŽó”­Œõ‘fŽq Œõ’ÊMƒ‚ƒWƒ…[ƒ‹
@
’ïRŠí
’Y‘f”ç–Œ’ïRŠí ‹à‘®”ç–Œ’ïR ¸–§E“d—¬ŒŸo’ïR ƒlƒbƒgƒ[ƒN’ïR
‰Â•Ï’ïR •\–ÊŽÀ‘•ƒ^ƒCƒv
@
ƒRƒ“ƒfƒ“ƒT
“d‰ð ƒtƒBƒ‹ƒ€ ƒ^ƒ“ƒ^ƒ‹ ƒZƒ‰ƒ~ƒbƒN
Ï‘wƒZƒ‰ƒ~ƒbƒN “±“d«‚•ªŽq @ @
@
ƒCƒ“ƒ_ƒNƒ^Eƒgƒ‰ƒ“ƒX
¬M†—pƒCƒ“ƒ_ƒNƒ^ ƒpƒ[ƒCƒ“ƒ_ƒNƒ^ LAN—pƒpƒ‹ƒXƒgƒ‰ƒ“ƒX @
@
ƒtƒBƒ‹ƒ^
M†—pEMIƒtƒBƒ‹ƒ^ AV‹@Ší—pƒtƒBƒ‹ƒ^ DC“dŒ¹—pEMIƒtƒBƒ‹ƒ^ @
@
…»U“®Žq/”­UŠí
…»U“®Žq …»”­UŠí ƒZƒ‰ƒ~ƒbƒNU“®Žq @
@
ƒT[ƒLƒbƒgƒvƒƒeƒNƒ^
ƒoƒŠƒXƒ^ ƒT[ƒWƒAƒuƒ\[ƒo ƒqƒ…[ƒY
@
ƒŠƒŒ[
ƒtƒHƒgMOSƒŠƒŒ[ ƒƒJƒjƒJƒ‹ƒŠƒŒ[ ƒpƒ[ƒŠƒŒ[
@
ƒZƒ“ƒT
’´‰¹”gƒZƒ“ƒT ‰·“xƒZƒ“ƒT ŒõƒZƒ“ƒT
@
ICƒ\ƒPƒbƒg
DIPƒ^ƒCƒv PLCCƒ^ƒCƒv
@
ƒRƒlƒNƒ^
Šî”—pƒRƒlƒNƒ^ ƒCƒ“ƒ^[ƒtƒF[ƒX—p
ƒRƒlƒNƒ^
ƒƒ‚ƒŠ—pƒRƒlƒNƒ^ ƒ‚ƒWƒ…ƒ‰ƒRƒlƒNƒ^
LAN—pƒRƒlƒNƒ^ @ @ @
@
ƒXƒCƒbƒ`
ƒvƒbƒVƒ…ƒXƒCƒbƒ` ƒgƒOƒ‹ƒXƒCƒbƒ` ƒXƒ‰ƒCƒhƒXƒCƒbƒ` DIPƒXƒCƒbƒ`
@
‚k‚b‚c
¬Œ^LCDƒ‚ƒWƒ…[ƒ‹ TFT‰t»ƒpƒlƒ‹ @ @
@
“dŒ¹
ƒXƒCƒbƒ`ƒ“ƒO“dŒ¹ DC/DCƒRƒ“ƒo[ƒ^ CCFLƒCƒ“ƒo[ƒ^ @
@
ƒP[ƒuƒ‹EH‹ï
ƒrƒjƒ‹ü ƒtƒ‰ƒbƒgƒP[ƒuƒ‹ H‹ï •”•i®—” E’I
”MŽûkƒ`ƒ…[ƒu